View MSMB5259_470784.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

E2B0019-27-Y2 Semiconductor
Semiconductor MSM5259
40-DOT SEGMENT DRIVER
This version: Nov. 1997 MSM5259 Previous version: Mar. 1996
GENERAL DESCRIPTION
The MSM5259 is a dot matrix LCD segment driver which is fabricated using low power CMOS metal gate technology. This LSI consists of 40-bit shift register, 40-bit latch and 40-bit 4-level driver. It converts serial data, which is received from an LCD controller LSI, to parallel data and outputs LCD driving waveforms to LCD. Expansion of the display can be easily made according to the number and structure of characters. Since the 40-bit shift register of this device consists of two 20-bit shift registers, it is possible to allot bits efficiently according to the number of characters. The MSM5259 can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source. For static operation only, the device is available with a power supply voltage of 2.5V or more.
FEATURES
* Supply voltage * * * * * : 3.5 to 6.0V (Dynamic display) : 2.5 to 6.0V (Static display) LCD driving voltage : 2.5 to 6.0V (Static display) Applicable LCD duty : 1/8 to 1/16 Interface with MSM6222-xx (Dot matrix LCD controller with 16-dot common driver and 40dot segment driver) Bias voltage can be supplied externally. Package options: 56-pin plastic QFP (QFP56-P-910-0.65-K) (Product name : MSM5259GS-K) 56-pin plastic QFP (QFP56-P-910-0.65-L2) (Product name : MSM5259GS-L2) 56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name : MSM5259GS-2K) 56-pin plastic QFP (QFP56-P-910-0.65-2L2) (Product name : MSM5259GS-2L2)
1/18
Semiconductor
MSM5259
BLOCK DIAGRAM
O1 O2
O19 O20 O21 O22
O39 O40
VDD V2 V3 V5 DF LOAD
40-Bit 4-Level Driver
40-Bit Latch VSS
DI1 CP
20-Bit Shift Register
20-Bit Shift Register
DO40
DO20 DI21
2/18
Semiconductor
MSM5259
PIN CONFIGURATION
56 55 54
53 52 51
50 49 48
47 46 45
O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14
44 43
NC NC NC DF LOAD DI 1 CP VDD VSS V2 V3 V5 DO20 DI 21
(Top View)
1 2 3 4 5 6 7 8 9 10 11 12 13 14
42 41 40 39 38 37 36 35 34 33 32 31 30 29
DO40 O40 O39 O38 O37 O36 O35 O34 O33 O32 O31 O30 O29 O28
15 16 17
18 19 20
21 22 23
24 25 26
56-Pin Plastic QFP (Type K)
O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 NC NC NC DF LOAD DI CP VDD VSS V2 V3 V5 DO20 DI 21
6 7 8 9 10 11 12 13 14 1 2 3 4 5
O15 O16 O17 O18 O19 O20 *(VDD) O21 O22 O23 O24 O25 O26 O27
NC : No connection
27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
15 16 17 18 19 20 21 22 23 24 25 26 27 28
O15 O16 O17 O18 O19 O20 *(VDD) O21 O22 O23 O24 O25 O26 O27
56-Pin Plastic QFP (Type L) * Do not connect pin 21 to the other signal pins, because the pin is internally connected to VDD. Do not use pin 21 as a single VDD signal line. It is permissible to use pin 21 for supplying a higher power of VDD.
Note : The figure for Type L shows the configuration viewed from the reverse side of the package. Pay attention to the difference in pin arrangement. 3/18
DO40 O40 O39 O38 O37 O36 O35 O34 O33 O32 O31 O30 O29 O28
NC : No connection
Semiconductor
MSM5259
ABSOLUTE MAXIMUM RATINGS
Parameter Supply Voltage (1) Supply Voltage (2) Input Voltage Storage Temperature Symbol VDD VDD - V5 *1 VI TSTG -- Ta = 25C Condition Rating -0.3 to +6.5 0 to +6.5 -0.3 to VDD +0.3 -55 to +150 Unit V V V C
RECOMMENDED OPERATING CONDITIONS
Parameter Supply Voltage (1) Supply Voltage (2) Operating Temperature Symbol VDD VDD - V5 *1 Top Condition Dynamic Static -- -- Rnage 3.5 to 6.0 2.5 to 6.0 2.5 to 6.0 -30 to +85 *2 Unit V V C
*1 VDD > V2 > V3 > V5 > VSS (Dynamic display) VDD = V3 > V2 = V5 = VSS (Static display) For VDD of less than 3.5V, the device is available only for static operation. *2 VDD is the reference potential for the LCD driving voltage. To determine the LCD driving voltage, change the value of V5. (0V Minimum)
4/18
Semiconductor
MSM5259
ELECTRICAL CHARACTERISTICS
DC Characteristics (1)
(VDD = 5V10%, Ta=-30 to +85C) Parameter "H" Input Voltage "L" Input Voltage "H" Input Current "L" Input Current "H" Output Voltage "L" Output Voltage ON Resistance Supply Current Symbol VIH VIL IIH IIL *1 *1 *1 VIH = VDD *1 VIL = 0V Condition -- -- Min. 0.8VDD 0 -- -- 4.2 -- *4 -- -- Typ. -- -- -- -- -- -- -- -- Max. VDD 0.2VDD 1 -1 -- 0.4 5 0.5 Unit V V mA mA V V kW mA
VOH *2 IO = -40mA VOL *2 IO = 0.4mA RON *3 IDD VDD-V5= 5V |VN-VO| = 0.25V fCP = 0Hz, No load
*1 Applicable to DF, LOAD, DI1 and DI21. *2 Applicable to DO20 and DO40. *3 Applicable to O1 to O40. *4 Dynamic display : VN = VDD to V5, V2 = 2 1 (VDD - V5), V3 = (VDD - V5) 3 3
Static display : VN = VDD to V5, V3 = VDD, V2 = V5 = VSS
DC Characteristics (2)
(Only for static operation) Parameter "H" Input Voltage "L" Input Voltage "H" Input Current "L" Input Current "H" Output Voltage "L" Output Voltage ON Resistance Supply Current Symbol VIH *1 VIL *1 IIH *1 VIH = VDD IIL *1 VIL = 0V VOH *5 IO = -40mA VOL *5 IO = 0.2mA RON *6 IDD V3 = VDD = 3V, V2 = V5 = VSS = 0V, | VN-VO | = 0.25V fCP = 0Hz, No load Condition -- -- (VDD = 3V0.5V, Ta=-30 to +85C) Min. 0.8VDD 0 -- -- 2.2 -- -- -- Typ. -- -- -- -- -- -- -- -- Max. VDD 0.2VDD 1 -1 -- 0.4 10 0.5 Unit V V mA mA V V kW mA
*5 Applied to DO20 and DO40. *6 Applied to O1 to O40.
5/18
Semiconductor Switching Characteristics (1)
MSM5259
(VDD = 5V10%, Ta=-30 to +85C, CL=15pF) Parameter "H", "L" Propagation Delay Time Clock Frequency Clock Pulse Width Load Pulse Width Data Set-up Time DI AE CP Data Hold Time DI AE CP CP AE LOAD Set-up Time LOAD AE CP Hold Time CP Rise/Fall Time LOAD Rise/Fall Time Symbol tPLH, tPHL fCP tW (CP) tW (L) tSETUP tHOLD tCL tLC tr(CP), tf(CP) tr(L), tf(L) Condition -- Duty = 50% -- -- -- -- -- -- -- -- Min. -- -- 125 125 50 50 250 0 -- -- Typ. -- -- -- -- -- -- -- -- -- -- Max. 250 3.3 -- -- -- -- -- -- 50 1 Unit ns MHz ns ns ns ns ns ns ns ms
Switching Characteristics (2)
(Only for static operation) Parameter "H", "L" Propagation Delay Time Clock Frequency Clock Pulse Width Load Pulse Width DI AE CP Set-up Time DI AE CP Hold Time CP AE LOAD Set-up Time LOAD AE CP Hold Time CP Rise/Fall Time LOAD Rise/Fall Time Symbol tPLH, tPHL fCP tW (CP) tW (L) tSETUP tHOLD tCL tLC tr(CP) tr(L), tf(L) Condition -- Duty = 50% -- -- -- -- -- -- -- -- (VDD = 3V0.5V, Ta=-30 to +85C, CL=15pF) Min. -- -- 300 300 200 200 800 0 -- -- Typ. -- -- -- -- -- -- -- -- -- -- Max. 800 1.0 -- -- -- -- -- -- 1 1 Unit ns MHz ns ns ns ns ns ns ms ms
6/18
Semiconductor
MSM5259
tf(CP) tw(CP) 0.8VDD CP DI1 DI21 DO20 DO40 0.8VDD tSETUP 0.2VDD tHOLD
0.8VDD 0.8VDD 0.2VDD 0.2VDD
tr(CP) tw(CP) 0.8VDD 0.2VDD tSETUP
0.8 VDD 0.2 VDD 0.8 VDD 0.2 VDD
0.8VDD 0.2VDD tHOLD
tPLH tPHL 0.8VDD 0.2VDD tCL tLC 0.8VDD 0.8VDD tw(L) tf(L) 0.2VDD
LOAD
0.2VDD tr(L)
7/18
Semiconductor
MSM5259
TIMING DIAGRAM
1/5 bias, 1/16 duty
Frame signal 16 LOAD LATCH DATA DF 1 2 3 16 1 2 3
DF LOAD DI CP LATCH DATA
LOAD LATCH DATA DF VDD Va Vb Vc Vd Ve VDD VDD R R
MSM5259
H
L
H
L
L
H
L
H
H
VLCD
Va Vb
V2 R V3 R R V5 VR
Va = VDD - - VLCD 5 VLCD Vd Vb = VDD - - VLCD 5 Vc = VDD - - VLCD 5 Vd = VDD - - VLCD 5 Ve = VDD - VLCD VLCD = LCD driving voltage
4 3 2
1
Vc
Ve
Vss
8/18
Semiconductor Static Display
MSM5259
DF
VDD VSS VDD, V3 VSS, V5, V2 VDD, V3
Output (lighting on)
Output (lighting off)
VSS, V5, V2
VDD VDD V2 V3 V5 VSS Bias supply pin O40 DF Common signal O1
9/18
Semiconductor
MSM5259
FUNCTIONAL DESCRIPTION
Pin Functional Description * DI1 The data (1st to 20th bit) from the LCD controller LSI is input to 20-bit shift register from DI1. (Positive logic) * DI21 Data input to the shift register (21st to 41st bit). Connecting DO20 and DI21 allows configuration of a 40-bit register. If DI21 is not used, connect this pin to VSS. * CP Clock pulse input pin for the two 20-bit shift registers. The data is input to the 20-bit shift register at the falling edge of the clock pulse. A data set up time (tSETUP) and data hold time (tHOLD) are required between the DI1 and DI21 signals and a clock pulse. * DO20 20th bit of the shift register contents is output from DO20. The data which was input from DI1 is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting DO20 to DI21, two 20-bit shift registers can be used as a 40-bit shift register. * DO40 40th bit of the shift register contents is output from DO40. The data which was input from DI21 is output from this pin with a delay of the number of bits of the shift register (20), synchronized with the clock pulse. By connecting DO40 to the next MSM5259's DI1, this LSI is applicable to a wide screen LCD. Refer to the application circuit. * DF Alternate signal input pin for LCD driving. * LOAD Signal for latching the shift register contents is input from this pin. When the LOAD pin is set at "H" level, the shift register contents are transferred to the 40-bit 4-level driver. When LOAD pin is set at "L" level, the last display output data (O1 - O40), which was transferred when LOAD pin was at "H" level, is held. * VDD, VSS Supply voltage pins. VDD is generally set to 4.0 to 6.0V. VSS is a ground pin (VSS = 0V) * V2, V3, V5 Bias supply voltage pins to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source. Refer to the application circuit. For static operation, connect V3 to VDD and also connect V2, V5, to VSS.
10/18
Semiconductor
MSM5259
* O1 to O40 Display data output pin which corresponds to each data bit in the latch. One of VDD, V2, V3 and V5 is selected as a display driving voltage source according to the combination of latched data level and DF signal. (Refer to the truth table below.) Truth Table
Latched data "H" (Select) "L" (Non-select)
DF H L H L
Driver output level V5 VDD V3 V2
11/18
Semiconductor LCD Driving Waveform (1/5 bias, 1/16 duty)
MSM5259
Common O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 O15 O16 O1 O2 O3 O4 O5 Segment VDD Va Vb Vc Vd Ve VDD Va Vb Vc Vd Ve VDD Va Vb Vc Vd Ve VDD Va Vb Vc Vd Ve 1 2 3 4 16 1
O1
VLCD
O2
O1
Va = VDD - Vb = VDD - Vc = VDD - Vd = VDD -
1 - 5 2 - 5 3 - 5 4 - 5
VLCD VLCD VLCD VLCD
VLCD O2
Ve = VDD - VLCD Common O1-Segment O1 (Select waveform)
1 5 O 1 - - VLCD 5
- VLCD
-VLCD VLCD
- VLCD - VLCD
1 5 3 5
O
Common O2-Segment O1 (Non-select waveform)
- - VLCD 5 - - VLCD 5 -VLCD 1 frame
3
1
12/18
Semiconductor
(Connected to MSM6222B-01 LCD Controller)
APPLICATION CIRCUITS
LCD
COM 1-16
SEG 1-40 DO
O1-O40 DO40 DI1 CP MSM5259 DO20 DI21 LOAD DF VDD VSS V2 V3 V5
O1-O40 DO40 DI1 CP MSM5259 DO20 DI21 LOAD DF VDD VSS V2 V3 V5
O1-O40 DO40 DI1 CP MSM5259 DO20 DI21 LOAD DF VDD VSS V2 V3 V5
MSM6222B-01
CP L DF VDD GND V1 V2 V3 V4 V5
R
R C C
R
R C C
R C OV
MSM5259
13/18
+5V
Semiconductor
Application Circuit for Static Display
The MSM5259 is applicable to a static LCD by setting V2 and V5 at ground level, connecting V3 to VDD and inputting COMMON SIGNAL to DF pin. This sample application circuit below is the case when the MSM5259 is applied to an 80-bit LCD panel by connecting two MSM5259s in series.
80-DOT LCD PANEL COM COM MSM4069 32-120HZ Duty 50% COMMON SIGNAL DATA IN SHIFT CLOCK +5V O1 VDD V2 V3 V5 DF LOAD DI1 CP VSS(GND) O40 +5V O1 VDD V2 V3 V5 DF LOAD DO40 DO20 DI21 DI1 CP VSS(GND) O40 Seg1 Seg40 Seg41 Seg80
MSM5259
MSM5259
DO20 DI21
LOAD
MSM5259
14/18
Semiconductor
MSM5259
PACKAGE DIMENSIONS
(Unit : mm)
QFP56-P-910-0.65-K
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.36 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
15/18
Semiconductor
MSM5259
(Unit : mm)
QFP56-P-910-0.65-L2
Spherical surface
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.36 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
16/18
Semiconductor
MSM5259
(Unit : mm)
QFP56-P-910-0.65-2K
Mirror finish
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.43 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
17/18
Semiconductor
MSM5259
(Unit : mm)
QFP56-P-910-0.65-2L2
Spherical surface
Package material Lead frame material Pin treatment Solder plate thickness Package weight (g)
Epoxy resin 42 alloy Solder plating 5 mm or more 0.43 TYP.
Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
18/18

▲Up To Search▲

Price & Availability of MSMB5259

	To Download MSMB5259 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .